Views:99
Applicants:1
Posted on 25 Aug, 2025
Experience with 16nm to 3nm nodes and FinFET
Skilled in memory compiler and layout optimization
Strong in routing congestion and physical verification (DRC, LVS, ERC, etc.)
Knowledge of analog layout impact on performance and area
Proficient in Cadence, Mentor tools, VirtuosoXL on Linux
Leadership in mentoring and quality delivery