Views:58
Applicants:0
Posted on 17 Oct, 2025
Lead DFT planning, insertion, and validation for advanced FinFET technologies.
Develop and optimize scan, MBIST, and JTAG test insertion flows.
Estimate and achieve target test coverage and ATE test time goals.
Create timing constraints for all DFT operation modes.
Mentor and guide junior DFT engineers across teams.